blob: ef644c11b7791c725669e80af5e91c4ce2aca944 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
|
/*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
*
* based on Ralink SDK3.3
* Copyright (C) 2009 John Crispin <blogic@openwrt.org>
*/
#ifndef RAMIPS_ETH_H
#define RAMIPS_ETH_H
#include <linux/mii.h>
#include <linux/interrupt.h>
#include <linux/netdevice.h>
#define NUM_RX_DESC 256
#define NUM_TX_DESC 256
#define RAMIPS_DELAY_EN_INT 0x80
#define RAMIPS_DELAY_MAX_INT 0x04
#define RAMIPS_DELAY_MAX_TOUT 0x04
#define RAMIPS_DELAY_CHAN (((RAMIPS_DELAY_EN_INT | RAMIPS_DELAY_MAX_INT) << 8) | RAMIPS_DELAY_MAX_TOUT)
#define RAMIPS_DELAY_INIT ((RAMIPS_DELAY_CHAN << 16) | RAMIPS_DELAY_CHAN)
#define RAMIPS_PSE_FQFC_CFG_INIT 0x80504000
/* interrupt bits */
#define RAMIPS_CNT_PPE_AF BIT(31)
#define RAMIPS_CNT_GDM_AF BIT(29)
#define RAMIPS_PSE_P2_FC BIT(26)
#define RAMIPS_PSE_BUF_DROP BIT(24)
#define RAMIPS_GDM_OTHER_DROP BIT(23)
#define RAMIPS_PSE_P1_FC BIT(22)
#define RAMIPS_PSE_P0_FC BIT(21)
#define RAMIPS_PSE_FQ_EMPTY BIT(20)
#define RAMIPS_GE1_STA_CHG BIT(18)
#define RAMIPS_TX_COHERENT BIT(17)
#define RAMIPS_RX_COHERENT BIT(16)
#define RAMIPS_TX_DONE_INT3 BIT(11)
#define RAMIPS_TX_DONE_INT2 BIT(10)
#define RAMIPS_TX_DONE_INT1 BIT(9)
#define RAMIPS_TX_DONE_INT0 BIT(8)
#define RAMIPS_RX_DONE_INT0 BIT(2)
#define RAMIPS_TX_DLY_INT BIT(1)
#define RAMIPS_RX_DLY_INT BIT(0)
/* registers */
#define RAMIPS_FE_OFFSET 0x0000
#define RAMIPS_GDMA_OFFSET 0x0020
#define RAMIPS_PSE_OFFSET 0x0040
#define RAMIPS_GDMA2_OFFSET 0x0060
#define RAMIPS_CDMA_OFFSET 0x0080
#define RAMIPS_PDMA_OFFSET 0x0100
#define RAMIPS_PPE_OFFSET 0x0200
#define RAMIPS_CMTABLE_OFFSET 0x0400
#define RAMIPS_POLICYTABLE_OFFSET 0x1000
#define RAMIPS_MDIO_ACCESS (RAMIPS_FE_OFFSET + 0x00)
#define RAMIPS_MDIO_CFG (RAMIPS_FE_OFFSET + 0x04)
#define RAMIPS_FE_GLO_CFG (RAMIPS_FE_OFFSET + 0x08)
#define RAMIPS_FE_RST_GL (RAMIPS_FE_OFFSET + 0x0C)
#define RAMIPS_FE_INT_STATUS (RAMIPS_FE_OFFSET + 0x10)
#define RAMIPS_FE_INT_ENABLE (RAMIPS_FE_OFFSET + 0x14)
#define RAMIPS_MDIO_CFG2 (RAMIPS_FE_OFFSET + 0x18)
#define RAMIPS_FOC_TS_T (RAMIPS_FE_OFFSET + 0x1C)
#define RAMIPS_GDMA1_FWD_CFG (RAMIPS_GDMA_OFFSET + 0x00)
#define RAMIPS_GDMA1_SCH_CFG (RAMIPS_GDMA_OFFSET + 0x04)
#define RAMIPS_GDMA1_SHPR_CFG (RAMIPS_GDMA_OFFSET + 0x08)
#define RAMIPS_GDMA1_MAC_ADRL (RAMIPS_GDMA_OFFSET + 0x0C)
#define RAMIPS_GDMA1_MAC_ADRH (RAMIPS_GDMA_OFFSET + 0x10)
#define RAMIPS_GDMA2_FWD_CFG (RAMIPS_GDMA2_OFFSET + 0x00)
#define RAMIPS_GDMA2_SCH_CFG (RAMIPS_GDMA2_OFFSET + 0x04)
#define RAMIPS_GDMA2_SHPR_CFG (RAMIPS_GDMA2_OFFSET + 0x08)
#define RAMIPS_GDMA2_MAC_ADRL (RAMIPS_GDMA2_OFFSET + 0x0C)
#define RAMIPS_GDMA2_MAC_ADRH (RAMIPS_GDMA2_OFFSET + 0x10)
#define RAMIPS_PSE_FQ_CFG (RAMIPS_PSE_OFFSET + 0x00)
#define RAMIPS_CDMA_FC_CFG (RAMIPS_PSE_OFFSET + 0x04)
#define RAMIPS_GDMA1_FC_CFG (RAMIPS_PSE_OFFSET + 0x08)
#define RAMIPS_GDMA2_FC_CFG (RAMIPS_PSE_OFFSET + 0x0C)
#define RAMIPS_CDMA_CSG_CFG (RAMIPS_CDMA_OFFSET + 0x00)
#define RAMIPS_CDMA_SCH_CFG (RAMIPS_CDMA_OFFSET + 0x04)
#define RAMIPS_PDMA_GLO_CFG (RAMIPS_PDMA_OFFSET + 0x00)
#define RAMIPS_PDMA_RST_CFG (RAMIPS_PDMA_OFFSET + 0x04)
#define RAMIPS_PDMA_SCH_CFG (RAMIPS_PDMA_OFFSET + 0x08)
#define RAMIPS_DLY_INT_CFG (RAMIPS_PDMA_OFFSET + 0x0C)
#define RAMIPS_TX_BASE_PTR0 (RAMIPS_PDMA_OFFSET + 0x10)
#define RAMIPS_TX_MAX_CNT0 (RAMIPS_PDMA_OFFSET + 0x14)
#define RAMIPS_TX_CTX_IDX0 (RAMIPS_PDMA_OFFSET + 0x18)
#define RAMIPS_TX_DTX_IDX0 (RAMIPS_PDMA_OFFSET + 0x1C)
#define RAMIPS_TX_BASE_PTR1 (RAMIPS_PDMA_OFFSET + 0x20)
#define RAMIPS_TX_MAX_CNT1 (RAMIPS_PDMA_OFFSET + 0x24)
#define RAMIPS_TX_CTX_IDX1 (RAMIPS_PDMA_OFFSET + 0x28)
#define RAMIPS_TX_DTX_IDX1 (RAMIPS_PDMA_OFFSET + 0x2C)
#define RAMIPS_RX_BASE_PTR0 (RAMIPS_PDMA_OFFSET + 0x30)
#define RAMIPS_RX_MAX_CNT0 (RAMIPS_PDMA_OFFSET + 0x34)
#define RAMIPS_RX_CALC_IDX0 (RAMIPS_PDMA_OFFSET + 0x38)
#define RAMIPS_RX_DRX_IDX0 (RAMIPS_PDMA_OFFSET + 0x3C)
#define RAMIPS_TX_BASE_PTR2 (RAMIPS_PDMA_OFFSET + 0x40)
#define RAMIPS_TX_MAX_CNT2 (RAMIPS_PDMA_OFFSET + 0x44)
#define RAMIPS_TX_CTX_IDX2 (RAMIPS_PDMA_OFFSET + 0x48)
#define RAMIPS_TX_DTX_IDX2 (RAMIPS_PDMA_OFFSET + 0x4C)
#define RAMIPS_TX_BASE_PTR3 (RAMIPS_PDMA_OFFSET + 0x50)
#define RAMIPS_TX_MAX_CNT3 (RAMIPS_PDMA_OFFSET + 0x54)
#define RAMIPS_TX_CTX_IDX3 (RAMIPS_PDMA_OFFSET + 0x58)
#define RAMIPS_TX_DTX_IDX3 (RAMIPS_PDMA_OFFSET + 0x5C)
#define RAMIPS_RX_BASE_PTR1 (RAMIPS_PDMA_OFFSET + 0x60)
#define RAMIPS_RX_MAX_CNT1 (RAMIPS_PDMA_OFFSET + 0x64)
#define RAMIPS_RX_CALC_IDX1 (RAMIPS_PDMA_OFFSET + 0x68)
#define RAMIPS_RX_DRX_IDX1 (RAMIPS_PDMA_OFFSET + 0x6C)
/* MDIO_CFG register bits */
#define RAMIPS_MDIO_CFG_AUTO_POLL_EN BIT(29)
#define RAMIPS_MDIO_CFG_GP1_BP_EN BIT(16)
#define RAMIPS_MDIO_CFG_GP1_FRC_EN BIT(15)
#define RAMIPS_MDIO_CFG_GP1_SPEED_10 (0 << 13)
#define RAMIPS_MDIO_CFG_GP1_SPEED_100 (1 << 13)
#define RAMIPS_MDIO_CFG_GP1_SPEED_1000 (2 << 13)
#define RAMIPS_MDIO_CFG_GP1_DUPLEX BIT(12)
#define RAMIPS_MDIO_CFG_GP1_FC_TX BIT(11)
#define RAMIPS_MDIO_CFG_GP1_FC_RX BIT(10)
#define RAMIPS_MDIO_CFG_GP1_LNK_DWN BIT(9)
#define RAMIPS_MDIO_CFG_GP1_AN_FAIL BIT(8)
#define RAMIPS_MDIO_CFG_MDC_CLK_DIV_1 (0 << 6)
#define RAMIPS_MDIO_CFG_MDC_CLK_DIV_2 (1 << 6)
#define RAMIPS_MDIO_CFG_MDC_CLK_DIV_4 (2 << 6)
#define RAMIPS_MDIO_CFG_MDC_CLK_DIV_8 (3 << 6)
#define RAMIPS_MDIO_CFG_TURBO_MII_FREQ BIT(5)
#define RAMIPS_MDIO_CFG_TURBO_MII_MODE BIT(4)
#define RAMIPS_MDIO_CFG_RX_CLK_SKEW_0 (0 << 2)
#define RAMIPS_MDIO_CFG_RX_CLK_SKEW_200 (1 << 2)
#define RAMIPS_MDIO_CFG_RX_CLK_SKEW_400 (2 << 2)
#define RAMIPS_MDIO_CFG_RX_CLK_SKEW_INV (3 << 2)
#define RAMIPS_MDIO_CFG_TX_CLK_SKEW_0 0
#define RAMIPS_MDIO_CFG_TX_CLK_SKEW_200 1
#define RAMIPS_MDIO_CFG_TX_CLK_SKEW_400 2
#define RAMIPS_MDIO_CFG_TX_CLK_SKEW_INV 3
/* uni-cast port */
#define RAMIPS_GDM1_ICS_EN BIT(22)
#define RAMIPS_GDM1_TCS_EN BIT(21)
#define RAMIPS_GDM1_UCS_EN BIT(20)
#define RAMIPS_GDM1_JMB_EN BIT(19)
#define RAMIPS_GDM1_STRPCRC BIT(16)
#define RAMIPS_GDM1_UFRC_P_CPU (0 << 12)
#define RAMIPS_GDM1_UFRC_P_GDMA1 (1 << 12)
#define RAMIPS_GDM1_UFRC_P_PPE (6 << 12)
/* checksums */
#define RAMIPS_ICS_GEN_EN BIT(2)
#define RAMIPS_UCS_GEN_EN BIT(1)
#define RAMIPS_TCS_GEN_EN BIT(0)
/* dma ring */
#define RAMIPS_PST_DRX_IDX0 BIT(16)
#define RAMIPS_PST_DTX_IDX3 BIT(3)
#define RAMIPS_PST_DTX_IDX2 BIT(2)
#define RAMIPS_PST_DTX_IDX1 BIT(1)
#define RAMIPS_PST_DTX_IDX0 BIT(0)
#define RAMIPS_TX_WB_DDONE BIT(6)
#define RAMIPS_RX_DMA_BUSY BIT(3)
#define RAMIPS_TX_DMA_BUSY BIT(1)
#define RAMIPS_RX_DMA_EN BIT(2)
#define RAMIPS_TX_DMA_EN BIT(0)
#define RAMIPS_PDMA_SIZE_4DWORDS (0 << 4)
#define RAMIPS_PDMA_SIZE_8DWORDS (1 << 4)
#define RAMIPS_PDMA_SIZE_16DWORDS (2 << 4)
#define RAMIPS_US_CYC_CNT_MASK 0xff
#define RAMIPS_US_CYC_CNT_SHIFT 0x8
#define RAMIPS_US_CYC_CNT_DIVISOR 1000000
#define RX_DMA_PLEN0(x) ((x >> 16) & 0x3fff)
#define RX_DMA_LSO BIT(30)
#define RX_DMA_DONE BIT(31)
struct ramips_rx_dma {
unsigned int rxd1;
unsigned int rxd2;
unsigned int rxd3;
unsigned int rxd4;
};
#define TX_DMA_PLEN0_MASK ((0x3fff) << 16)
#define TX_DMA_PLEN0(x) ((x & 0x3fff) << 16)
#define TX_DMA_LSO BIT(30)
#define TX_DMA_DONE BIT(31)
#define TX_DMA_QN(x) (x << 16)
#define TX_DMA_PN(x) (x << 24)
#define TX_DMA_QN_MASK TX_DMA_QN(0x7)
#define TX_DMA_PN_MASK TX_DMA_PN(0x7)
struct ramips_tx_dma {
unsigned int txd1;
unsigned int txd2;
unsigned int txd3;
unsigned int txd4;
};
struct raeth_priv
{
unsigned int phy_rx;
struct tasklet_struct rx_tasklet;
struct ramips_rx_dma *rx;
struct sk_buff *rx_skb[NUM_RX_DESC];
unsigned int phy_tx;
struct tasklet_struct tx_housekeeping_tasklet;
struct ramips_tx_dma *tx;
struct sk_buff *tx_skb[NUM_RX_DESC];
unsigned int skb_free_idx;
spinlock_t page_lock;
struct ramips_eth_platform_data *plat;
int speed;
int duplex;
int tx_fc;
int rx_fc;
};
#endif /* RAMIPS_ETH_H */
|
