add preliminary support for the XScale port, generic endianness indication

git-svn-id: svn://svn.openwrt.org/openwrt/trunk@3648 3c298f89-4303-0410-b956-a3cf2f4a3e73

1 files changed, 93 insertions, 0 deletions

diff --git a/openwrt/toolchain/gdb/patches/830-arm_gcc4.patch b/openwrt/toolchain/gdb/patches/830-arm_gcc4.patch
new file mode 100644
index 0000000000..5441e17121
--- /dev/null
+++ b/openwrt/toolchain/gdb/patches/830-arm_gcc4.patch
@@ -0,0 +1,93 @@
+diff -ur gdb-6.3/sim/arm/iwmmxt.c gdb-6.3-owrt/sim/arm/iwmmxt.c
+--- gdb-6.3/sim/arm/iwmmxt.c	2003-03-27 18:13:33.000000000 +0100
++++ gdb-6.3-owrt/sim/arm/iwmmxt.c	2006-04-12 15:06:03.000000000 +0200
+@@ -2114,7 +2114,7 @@
+ 
+ 	  s = (signed long) a * (signed long) b;
+ 
+-	  (signed long long) t += s;
++	  t = t + (ARMdword) s;
+         }
+       else
+         {
+@@ -2130,7 +2130,7 @@
+     wR [BITS (12, 15)] = 0;
+ 
+   if (BIT (21))	/* Signed.  */
+-    (signed long long) wR[BITS (12, 15)] += (signed long long) t;
++    wR[BITS (12, 15)] += t;
+   else
+     wR [BITS (12, 15)] += t;
+ 
+@@ -2166,7 +2166,7 @@
+ 	  b = wRHALF (BITS (0, 3), i * 2);
+ 	  b = EXTEND16 (b);
+ 
+-	  (signed long) s1 = a * b;
++	  s1 = (ARMdword) (a * b);
+ 
+ 	  a = wRHALF (BITS (16, 19), i * 2 + 1);
+ 	  a = EXTEND16 (a);
+@@ -2174,7 +2174,7 @@
+ 	  b = wRHALF (BITS (0, 3), i * 2 + 1);
+ 	  b = EXTEND16 (b);
+ 
+-	  (signed long) s2 = a * b;
++	  s2 = (ARMdword) (a * b);
+         }
+       else			/* Unsigned.  */
+         {
+@@ -2183,12 +2183,12 @@
+ 	  a = wRHALF (BITS (16, 19), i * 2);
+ 	  b = wRHALF (BITS ( 0,  3), i * 2);
+ 
+-	  (unsigned long) s1 = a * b;
++	  s1 = (ARMdword) (a * b);
+ 
+ 	  a = wRHALF (BITS (16, 19), i * 2 + 1);
+ 	  b = wRHALF (BITS ( 0,  3), i * 2 + 1);
+ 
+-	  (signed long) s2 = a * b;
++	  s2 = (ARMdword) a * b;
+         }
+ 
+       r |= (ARMdword) ((s1 + s2) & 0xffffffff) << (i ? 32 : 0);
+@@ -2914,9 +2914,9 @@
+       
+     case Dqual:
+       if (shift > 63)
+-	r = (wR [BITS (16, 19)] & 0x8000000000000000) ? 0xffffffffffffffff : 0;
++	r = (wR [BITS (16, 19)] & 0x8000000000000000ULL) ? 0xffffffffffffffffULL : 0;
+       else
+-	r = ((signed long long) (wR[BITS (16, 19)] & 0xffffffffffffffff) >> shift);
++	r = ((signed long long) (wR[BITS (16, 19)] & 0xffffffffffffffffULL) >> shift);
+       SIMD64_SET (psr, NBIT64 (r), SIMD_NBIT);
+       SIMD64_SET (psr, ZBIT64 (r), SIMD_ZBIT);
+       break;
+@@ -2985,7 +2985,7 @@
+       if (shift > 63)
+ 	r = 0;
+       else
+-	r = (wR [BITS (16, 19)] & 0xffffffffffffffff) >> shift;
++	r = (wR [BITS (16, 19)] & 0xffffffffffffffffULL) >> shift;
+ 
+       SIMD64_SET (psr, NBIT64 (r), SIMD_NBIT);
+       SIMD64_SET (psr, ZBIT64 (r), SIMD_ZBIT);
+@@ -3287,7 +3287,7 @@
+       r = wRWORD (BITS (16, 19), 1);
+ 
+       if (BIT (21) && NBIT32 (r))
+-	r |= 0xffffffff00000000;
++	r |= 0xffffffff00000000ULL;
+ 
+       SIMD64_SET (psr, NBIT64 (r), SIMD_NBIT);
+       SIMD64_SET (psr, ZBIT64 (r), SIMD_ZBIT);
+@@ -3354,7 +3354,7 @@
+       r = wRWORD (BITS (16, 19), 0);
+ 
+       if (BIT (21) && NBIT32 (r))
+-	r |= 0xffffffff00000000;
++	r |= 0xffffffff00000000ULL;
+ 
+       SIMD64_SET (psr, NBIT64 (r), SIMD_NBIT);
+       SIMD64_SET (psr, ZBIT64 (r), SIMD_ZBIT);