1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
/dts-v1/;
/include/ "rt3050.dtsi"
/ {
compatible = "WL-351", "ralink,rt3052-soc";
model = "Sitecom WL-351 v1 002";
pinctrl {
state_default: pinctrl0 {
gpio {
ralink,group = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
ralink,function = "gpio";
};
};
};
cfi@1f000000 {
compatible = "cfi-flash";
reg = <0x1f000000 0x800000>;
bank-width = <2>;
device-width = <2>;
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "u-boot";
reg = <0x0 0x30000>;
read-only;
};
partition@30000 {
label = "u-boot-env";
reg = <0x30000 0x10000>;
read-only;
};
factory: partition@40000 {
label = "factory";
reg = <0x40000 0x10000>;
read-only;
};
partition@50000 {
label = "firmware";
reg = <0x50000 0x3b0000>;
};
};
esw@10110000 {
ralink,portmap = <0x3f>;
ralink,fct2 = <0x0002500c>;
/*
* ext phy base addr 31, rx/tx clock skew 0,
* turbo mii off, rgmi 3.3v off, port 5 polling off
* port5: enabled, gige, full-duplex, rx/tx-flow-control
* port6: enabled, gige, full-duplex, rx/tx-flow-control
*/
ralink,fpa2 = <0x1f003fff>;
};
otg@101c0000 {
status = "okay";
};
gpio-leds {
compatible = "gpio-leds";
power {
label = "wl-351:amber:power";
gpios = <&gpio0 8 1>;
};
unpopulated {
label = "wl-351:amber:unpopulated";
gpios = <&gpio0 12 1>;
};
unpopulated2 {
label = "wl-351:blue:unpopulated";
gpios = <&gpio0 13 1>;
};
};
gpio-keys-polled {
compatible = "gpio-keys-polled";
#address-cells = <1>;
#size-cells = <0>;
poll-interval = <20>;
reset {
label = "reset";
gpios = <&gpio0 10 1>;
linux,code = <0x198>;
};
wps {
label = "wps";
gpios = <&gpio0 0 1>;
linux,code = <0x211>;
};
};
rtl8366rb {
compatible = "rtl8367rb";
gpio-sda = <&gpio0 1 0>;
gpio-sck = <&gpio0 2 0>;
};
};
|
