disable dsp freq use for vlynq bus clock init, disable external clocking (it locks...
[openwrt.git] / target / linux / ar7 / files / arch / mips /
drwxr-xr-x   ..
drwxr-xr-x - ar7